


# TS Type < for Stratum 3 > 7.0 x 5.0 mm SMD Stratum 3 Voltage Controlled Temperature Compensated Crystal Oscillator

## FEATURE

- Typical 7.0 x 5.0 x 1.9 mm ceramic SMD package.
- Stratum 3 (Overall  $\pm 4.6$ ppm including 20 years aging.)
- CMOS and Clipped Sine wave (without DC-cut capacitor) output optional.


## TYPICAL APPLICATION

- Base Stations
- Stratum 3




RoHS Compliant

## DIMENSION (mm)



## SOLDER PAD LAYOUT (mm)



## ELECTRICAL SPECIFICATION

Parameter	5.0 V		3.3V		Unit
	Min.	Max.	Min.	Max.	
Supply Voltage Variation (VDD)	VDD-5%	VDD+5%	VDD-5%	VDD+5%	V
Frequency Range	5	52	5	52	MHz
Standard Frequency (for CMOS)	8.192, 10, 12.8, 20				
Standard Frequency (for Clipped sine Wave)	8.192, 10, 12.8, 16.384, 19.2, 19.44, 20, 25, 26				
Operating Temp. Range	-20 ~ 70 -40 ~ 85				°C
Frequency Stability (Overall, 20 Years)*	-	$\pm 4.6$	-	$\pm 4.6$	ppm
Frequency Stability Vs Temp. Range	-	$\pm 0.28$	-	$\pm 0.28$	ppm
Holdover Stability +	-	$\pm 0.37$	-	$\pm 0.37$	ppm
Supply Current (CMOS output)	-	6.0	-	6.0	mA
Supply Current (Clipped Sine Wave)	-	3.5	-	3.5	
Output Level (CMOS)					V
Output High (Logic"1")	90%VDD	-	90%VDD	-	
Output Low (Logic"0")	-	10%VDD	-	10%VDD	
Duty	45	55	45	55	%
Output Level (Clipped Sine Wave)	0.8	-	0.8	-	Vp-p
Load (CMOS)	15pF		15pF		
Load (Clipped Sine Wave)	10 K $\Omega$ // 10pF				
Control Voltage Range (VCTCXO)	0.5	2.5	0.5	2.5	V
Pulling Range (VCTCXO)	$\pm 5.0$	-	$\pm 5.0$	-	ppm
Vc Input Impedance (VCTCXO)	100	-	100	-	k $\Omega$
Phase Noise @ 10 MHz	100 Hz	-120	-120		dBc / Hz
	1 kHz	-140	-140		
	10 kHz	-148	-148		
Start Time	-	2	-	2	mSec
Tri-State					V
Disable	-	1.5	-	0.99	
Enable	3.5	-	2.31	-	
Storage Temp. Range	-55	125	-55	125	°C

Standard frequencies are frequencies which the crystal has been designed and does not imply a stock position.

\* Including calibration @ 25°C, supply voltage VDD $\pm 5\%$ , load 15pF $\pm 5\%$ , reflow soldering, 20 years aging and frequency stability over temperature.

+ Including 24hours aging, supply voltage VDD $\pm 5\%$  and frequency stability over temperature.

**Note: not all combination of options are available. Other specifications may be available upon request.**