


## • D3SV Series 3.2\*2.5 VCXO




### FEATURES

- Industry Standard with 3.2\*2.5\*1.2mm package
- TTL/HCMOS output compatible
- Tri-State Enable/Disable
- Tight tolerance performance with voltage IC control
- Designed primarily for use in phase locked loops, phase shift keying and other telecommunication applications such as ADSL, set-top box, and base stations etc.


### Electrical Specifications

Parameter	Condition	D3SV		
Frequency Range*	F0	1.75~54MHz		
Frequency Calibration	At 25°C	± 15ppm		
Temperature Stability	Over T <sub>OPR</sub>	± 15ppm, ± 25ppm, ± 50ppm		
Stability vs. power change	V <sub>DD</sub> ±/-5%	± 5ppm		
Stability vs. load change	15pF±/-10%	± 3ppm		
Pullability	Over Control Voltage Range	± 100ppm, ± 200ppm	± 100ppm, ± 200ppm	
Control Voltage Range		0.5~4.5V	0~3.3V	
Operating Temperature Range	T <sub>OPR</sub>	0°C~+70°C (-40°C~+85°C option)		
Storage Temperature Range	T <sub>STG</sub>	-55°C~+125°C		
Power Supply Voltage	V <sub>DD</sub>	5.0V±/-5%	3.3V±/-5%	
Aging (First Year)	25°C ± 3°C	± 5ppm		
Supply Current	I <sub>DD</sub>	30mA Max		
Output Symmetry	Sym	At 1/2V <sub>DD</sub> 40/60%(45/55% Option)		
Rise time	T <sub>r</sub>	20%V <sub>DD</sub> ~80%V <sub>DD</sub>	8nS Max	10nS Max
Fall Time	T <sub>f</sub>	80%V <sub>DD</sub> ~20%V <sub>DD</sub>	8nS Max	10nS Max
Output Voltage	V <sub>OH</sub>	90% V <sub>DD</sub> min		
	V <sub>OL</sub>	10% V <sub>DD</sub> max		
Output Load		15pF Max		
Start-up Time	T <sub>s</sub>	10mS Max		
Packing Unit		1000pcs/reel		


### Mechanical Dimensions(mm)



### Test Circuit



### Output Waveform



\*\*\*note: A 0.01µF bypass capacitor should be placed between V<sub>DD</sub>(Pin6) and GND(Pin3) to Minimize power supply line noise